Lattice Semiconductor
PCI Express User’s Guide
Introduction
PCI Express is a high performance, general purpose Serial I/O Interconnect de?ned for a wide variety of future
computing and communication platforms. The basic premise of PCI Express is that the host PCI software remains
compatible with an endpoint device without new drivers or operating-system software. Salient PCI attributes, such
as its usage model, load-store architecture, and software interfaces, are maintained, whereas its bandwidth-limiting
and parallel bus implementation is replaced by a highly scalable, fully serial interface. PCI Express takes advan-
tage of recent advances in point-to-point interconnects, switch-based technology, and packetized protocol to
deliver new levels of performance and features.
Lattice’s PCI Express IP Core is an endpoint device supporting a x1 link. It consists of three layers of the endpoint
device namely the Physical, Data Link and Transaction layers. This IP core targets the programmable array of the
ORCA Series 4 ORT42G5 FPSC. The complete solution supports up to 2.5Gbps data rate as speci?ed in PCI
Express Speci?cation 1.0a . For more information on this and other Lattice products, refer to the Lattice web site at
www.latticesemi.com.
This user’s guide explains the functionality of the Lattice PCI Express core and how it can be implemented to pro-
vide endpoint interface to an application running in the Transaction layer.
The PCI Express core comes with the following documentation and ?les:
? Data Sheet
? User’s Guide
? Lattice gate level netlist
? Model for simulation
? Core instantiation template
? Testbench and testbench coding template
Features
? Lane width of x1 con?guration.
? Effective raw data rate of 2.5Gbps/lane/direction (with target device support).
? 8b/10b encoding / decoding for symbols and special symbols (with target device support).
? Data scrambling / de-scrambling
? Link initialization and training.
? Flow control initialization.
? Data integrity checking for both Data Link Layer Packets and Transaction Layer Packets.
? Data Link Layer retry mechanism for transmitted Transaction Layer Packets.
? Acknowledgement and Timeout replay mechanisms.
? All error statuses are reported in the backend User Interface
? Credit availability calculation and reporting
General Description
PCI Express ties together various components within a system and provides connection points for future high-
speed devices. The following diagram gives an overview of how PCI Express is used in a typical system.
2
相关PDF资料
PCM18XH2 PROCESSOR MODULE MPLAB-ICE 2000
PCM18XN0 PROCESSOR MODULE FOR ICE2000
PDA-B-24-615-E-2B1-1-C CIRCUIT BREAKER MAG 1P 15A
PFMF.260.2 PFMF PTC FUSE SMT 2.6A 1812
PFNF.200.2 PFNF PTC FUSE SMT 2A 1206
PFRY.375 PTC-FUSE RADIAL 72 VDC
PFSM.150.33.2 FUSE PTC 8A 15V FST-TRIP SMD
PFUF.150.2 FUSE PTC 3A 6V RESET SMD
相关代理商/技术参数
PCI-EXT+64U- 制造商:Twin Industries 功能描述:EXTENDER CARD, ACTIVE, BUS TYPE, 3.3 VOLTS TEST CARD,
PCI-G-EVB 功能描述:BOARD EVAL DISKONCHIP PCI-G RoHS:否 类别:编程器,开发系统 >> 过时/停产零件编号 系列:mDOC/mModule 标准包装:1 系列:- 传感器类型:CMOS 成像,彩色(RGB) 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
PCIH-10-6P 制造商:Amphenol Corporation 功能描述:CONN 26482 CIRC PIN 6 POS SLDR ST PNL MNT 6TERM - Bulk
PCIH-10-98P 制造商:Amphenol Corporation 功能描述:CONN 26482 CIRC PIN 6 POS SLDR ST PNL MNT 6TERM - Bulk
PCIH-12-10P 制造商:Amphenol Corporation 功能描述:CONN 26482 CIRC PIN 10 POS SLDR ST PNL MNT 10TERM - Bulk
PCIH-12-8P 制造商:Amphenol Corporation 功能描述:CONN 26482 CIRC PIN 8 POS SLDR ST PNL MNT 8TERM - Bulk
PCIH-14-12P 制造商:Amphenol Corporation 功能描述:CONN 26482 CIRC PIN 12 POS SLDR ST PNL MNT 12TERM - Bulk
PCIH-14-19P 制造商:Amphenol Corporation 功能描述:CONN 26482 CIRC PIN 19 POS SLDR ST PNL MNT 19TERM - Bulk